

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : 07-244980

(43)Date of publication of application : 19.09.1995

(51)Int.Cl.

G11C 11/401

G01R 31/28

G11C 11/406

G11C 29/00

(21)Application number : 06-030663

(71)Applicant : NEC CORP

(22)Date of filing : 28.02.1994


(72)Inventor : UCHIDA KATSUNORI

## (54) DYNAMIC MEMORY

### (57)Abstract:

**PURPOSE:** To prevent the loss of storage data at the time of executing an internal test mode by supplying a data shifting clock as a refresh requesting signal to an internal circuit at the time of the internal test mode.

**CONSTITUTION:** When an internal test mode signal ITM is in the normal operation mode of an inactive level, a data shifting control signal SCN is also in the inactive level and a selector 4 selects a refresh requesting signal TRQ outputted by a refresh timer 2 to transfer it as a refresh requesting signal RPQ to an internal circuit 1. When the signal ITM is in the internal test mode of an active level, the selector 4 selects a data shifting clock SCK in accordance with the active level of the signal SCN to transfer it as a signal RRQ to the circuit 1. By such a constitution, the storage data in the circuit 1 are made not to be lost even when the number of signal terminals is increased and a long time is required for data shiftings.



## LEGAL STATUS

[Date of request for examination] 27.10.1995

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 2830730

[Date of registration] 25.09.1998

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

BEST AVAILABLE COPY